		Application/Control No.	Applicant(s)/Patent Under Reexamination
Notice of References Cited		09/378,596	GUPTA ET AL.
		Examiner	Art Unit	Page 1 of 1
		Samuel Broda	2123	

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
X	A	US-6,226,776	05-2001	Panchul et al.	716/3
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Ravikumar et al, "A Graph-Theoretic Approach for Register File Based Synthesis," IEEE Proceedings of the 10th International Conference on VLSI Design, pp. 118-123 (January 1997)
	V	Zobel, "Program Structure as Basis for Parallelizing Global Register Allocation," IEEE Proceedings of the 1992 International Conference on Computer Languages, pp. 262-271 (April 1992)
	W	Chen, "Allocation of Multiport Memory With Ports of Different Type in Register Transfer Synthesis," 1991 IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 418-421 (October 1991)
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office
PTO-892 (Rev. 01-2001)   **Notice of References Cited**   Part of Paper No. 20041001